


Tuesday, July 29, 2014



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails


Voltage	Description	Control Signal
PWR_SRC	AC ADAPTER OR BATTERY IN	
+5VALW	5.0V always on power rail	PWR_SRC
+3VALW	3.3V always on power rail	PWR_SRC
+5VSUS	5.0V power rail	SUS_ON
+3VSUS	3.3V power rail	SUS_ON
+1_35VDIMM	1.35V DDR3L power rail (off in S4-S5)	DIMM_ON
+0_675VRUN	0.675V DDR3L Termination voltage (off in S3-S5)	PM_SLP_S3#
+5VRUN	5.0V switched power rail (off in S3-S5)	RUN_ON
+3VRUN	3.3V switched power rail (off in S3-S5 / M0)	RUN_ON
+1_5VRUN	1.5V switched power rail (off in S3-S5)	RUN_ON
+VCC_CORE	1.8V Core Voltage for Processor	EC_ALLSYSPG
+1_05VRUN	1.05V rail for Processor	RUN_ON
NVVD	V Core Voltage for nVIDIA dGPU	NVVD_EN
+3V3_NV	3.3V PEX power rail (off in Optimus OFF)	DGPU_PWR_EN#
FBVDDQ	1.35V FB / GDDR5 power rail (off in Optimus OFF)	FBVDDQ_ON
PEX_VDD	1.05V PLL power rail (off in Optimus OFF)	NVVD_EN

Net Naming Conventions

Suffix
= Active Low Signal

Prefix
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)
FB = DGPU VRAM
VIAxxx = Like Test Point, but using VIA.

PCB Footprints



POWER STATES

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+V*ALW	+*VSUS	+*VRUN	Clocks
S0(Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3(Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

Note : WHEN AC MODE , System turn on and +V*SUS always keep high

MICRO-STAR INT'L CO.,LTD.

Title
Platform

Size
Document Number
MS-16J1


Date: Tuesday, July 29, 2014

Rev
0A

Sheet 2 of 70

Haswell (DMI,PEG,FDI)




PEG_RCOMP
Width:12 mils
Spacing:15 mils
Length:400 mils




Haswell (CLK,MISC,JTAG)

i7-4710HQ, (SR1PX), 2.5GHz


SM_RCOMP_0/1/2 : 15/20/25/15/20/25
SM_RCOMP_0/1/2 Length max: 500mil



p.11 479493_479493_SharkBay_HSW_ext_rev2.0.pdf
Processor JTAG (TDI, TDO, TMS, TRST#, TCK) signals, PREQ# and PRDY# signals have adequate internal bias resistances to support the removal of the external pull up and pull down on the board when debug is no longer needed.






VINAFIX.COM



Display/Reserved

DP

HDMI



PCI Express* Static x16 Lane Numbering Reversal	
CFG2	1 = Normal operation 0 = Lane numbers reversed.

MSR Privacy Bit Feature	
CFG3	1 = Debug capability is determined by IA32_Debug_Interface_MSR (0xC80) bit[0] setting 0 = IA32_Debug_Interface_MSR (0xC80) bit[0] default setting overridden

eDP enable	
CFG4	1 = Disabled 0 = Enabled

PCI Express* Bifurcation	
CFG[5:6]	00 = 1 x8, 2 x4 PCI Express 01 = reserved 10 = 2 x8 PCI Express 11 = 1 x16 PCI Express

PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

MICRO-STAR INT'L CO.,LTD.		
Title CPU-3 (Display/Reserved)		
Size	Document Number MS-16J1	Rev 0A
Date: Tuesday, July 29, 2014	Sheet 5	of 70


1

VDIMM



X5-HF



1




Haswell (GND)






msi		MICRO-STAR INT'L CO.,LTD.	
Title			
CPU-5 (GND)			
Size	Document Number		Rev
	MS-16J1		0A
Date:	Tuesday, July 29, 2014		Sheet 8 of 70

SODIMM#A




REV. N13-2040750-L41

M1(used for S3)
M3(used for S0), maybe to over-ride
Active when soft-start








N13-2040750-L41




Vref DQ & CA

SODIMM#B




GPU PCI EXPRESS





PEX_IOVDD-1
PEX_IOVDD-2
PEX_IOVDD-3
PEX_IOVDD-4
PEX_IOVDD-5
PEX_IOVDD-6
PEX_IOVDD-7

PEX_IOVDDQ-1
PEX_IOVDDQ-2
PEX_IOVDDQ-3
PEX_IOVDDQ-4
PEX_IOVDDQ-5
PEX_IOVDDQ-6
PEX_IOVDDQ-7
PEX_IOVDDQ-8
PEX_IOVDDQ-9
PEX_IOVDDQ-10
PEX_IOVDDQ-11
PEX_IOVDDQ-12
PEX_IOVDDQ-13
PEX_IOVDDQ-14



PEX_PLL_HVDD

PEX_SVDD_3V3



PEX_TEST_PLL_CLK_OUT Termination = 200ohm

BH38



PEX_PLL_CLK_OUT

BG38

PEX_PLL_CLK_OUT*

R47

X 200R1%0402



msi MICRO-STAR INT'L CO.,LTD.

Title

DGPU PCI-E Host

Size

Document Number

MS-16J1

Date

Tuesday, July 29, 2014

Sheet

11


of

70


Rev

0A

VINAFIX.COM




VINAFIX³.COM







Title			
DGPU GDDR5 FrameBuffer A0			
Size	Document Number		Rev
	MS-16J1		0A
Date:	Tuesday, July 29, 2014	Sheet	13 of 70







VINAFIX³.COM





VINAFIX.COM




DGPU_GDDR5 FrameBuffer B1





Frame Buffer Partition A Decoupling



Frame Buffer Partition B Decoupling




C11-106A233-T04







C11-106A233-T04

GPU Frame Buffer Partition C/D






GDDR5 Mode F Mapping By GB3-256

	0..31	32..63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1 A9	
CMD5	A0 A10	
CMD6	A12 RFU	
CMD7	AB1*	
CMD8	A6 A11	
CMD9	A7 A8	
CMD10	WE*	
CMD11	A5 BA1	
CMD12	A4 BA2	
CMD13	A2 BA0	
CMD14	A3 BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20	A1 A9	
CMD21	A0 A10	
CMD22	A12 RFU	
CMD23	AB1*	
CMD24	A6 A11	
CMD25	A7 A8	
CMD26	WE*	
CMD27	A5 BA1	
CMD28	A4 BA2	
CMD29	A2 BA0	
CMD30	A3 BA3	
CMD31	CS*	




DGPU_GDDR5 FrameBuffer C0



(N16P-GX-B ALL unstuff)



M12 5020




M6 5010



DGPU_GDDR5 FrameBuffer C1

(N16P-GX-B ALL unstuff)




R227, R221, C501 unstuff when N15P-GX-B


(19) FBC_CLK1 <<> R78 40.2R1%0402 FBC_CLK1 MIDPT
(19) FBC_CLK1* <<> R79 40.2R1%0402

C276 C0.01u50X0402






(N16P-GX-B ALL unstuff)




GPU DECOUPLING A




GPU DECOUPLING B





DACA,Display IF




DGPU GPIO, I2C




Pin Name	Normal function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	PWR_VID	O	GPU Core VDD PWM control signal	
GPIO1	GC6_FB_EN	O	FB Enable for GC6 2.0	10K pull-down
GPIO2	GPU_EVENT#	I	GPU wake signal for GC6 2.0	10K pull-up to 3V3_AON
GPIO3	OC_WARN	I	Over current throttling	10K pull-up to 3V3_AON
GPIO4	3V3_MAIN_EN	O	GPU POWER Sequencing for GC6 2.0	10K pull-up to 3V3_AON
GPIO5	RESERVED			
GPIO6	PSI	O	Phase shedding	
GPIO7	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	100K pull-down
GPIO8	HPD_F	I	Hot Plug Detect for IFPDF	
GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	10K pull-up to 3V3_AON
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	LCD_VCC	O	Panel Power Enable	100K pull-down
GPIO12	PWR_LEVEL	I	AC power detect or power supply overdraw input	100K pull-up to 3V3_AON
GPIO13	LCD_BLEN	O	Panel Backlight Enable	100K pull-down
GPIO14	HPD_A	I	Hot Plug Detect for IFPAB	
GPIO15	HPD_C	I	Hot Plug Detect for IFPC	
GPIO16	SYS_PEX_RST_MON#	I	System side PCI reset Monitor	10K pull-up to 3V3_AON
GPIO17	HPD_D	I	Hot Plug Detect for IFPD	
GPIO18	HPD_E	I	Hot Plug Detect for IFPE	
GPIO19	3DVision	O	3D Vision L/R signal	100K pull-down
GPIO20	RESERVED			
GPIO21	SLI_RASTER_SYNC	I	SLI Raster Sync	100K pull-down
GPIO22	SLI_SWAP_DRY	I	SLI Swap Ready	1K pull-up to 3V3_AON
GPIO23	GPU_PEX_RST_HOLD	O	GPU PCIe self-reset control	10K pull-up to 3V3_AON
GPIO24	MEM_VDD_CTL	O	Memory VDD VID	
GPIO25	RESERVED			
GPIO26	RESERVED			
GPIO27	HPD_B	I	Hot Plug Detect for IFPB	
OVERT	OVERT(OVERT#)	I/O	Catastrophic Over Temperature	100K pull-up to 3V3_AON



DGPU MIO & XTAL




Multi-use IO(MIO) Interface



ROM, MULTI-LEVEL STRAPS




	GND	3V3
5K	0000	1000
10K	0001	1001
15K	0010	1010
20K	0011	1011
25K	0100	1100
30K	0101	1101
35K	0110	1110
45K	0111	1111
	PD	PU




GDDR5 Parts


5010 : M1 , M2 , M3 , M4 , M5 , M6

5020 : M7, M8, M9, M10, M11, M12




ROM_SI	RAM_CFG[3:0]	0x1 10K PD 0x0 4.99K PD	Hynix 128x16bit Samsung 128x16bit
ROM_SO	DEVID_SEL PCIE_CFG SMB_ALT_ADDR VGADEVICE	5K PD	
ROM_SCLK	SOR_EXposed[3:0]	5K PD	
STRAP0		50K PU 3V3_AON	
STRAP1		Reserved	
STRAP2		Reserved	
STRAP3		Reserved	
STRAP4		Reserved	






DGPU GND




DGPU_Power Control




Refer Design Guide Figure 3-16


nVIDIA Power Sequence Control 3V3_AON -> 3V3_NV -> NVVDD -> PEX_VDD -> FBVDDQ -> DGPUPWRGD




Discharge Circuit



PEX_VDD



GC6 2.0 STUFF



SATA-5
GEN3
GEN3


D

The Signal has a weak internal pull-down
 Note: the internal pull-down is disabled after PLTRST# deasserts.
 If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode
 (Panther Point will disable the TCO Timer system reboot feature)

Lynx Point (Clock)






PCIe devices or addin cards that do NOT support CLKREQ# functionality should not route this signal to PCH. Intel recommends terminating PCIECLKRQx# pin on PCH with 10 k Ω \pm 10% external pull-up resistor instead of No Connect.

Only PCIECLKRQ[2:1]# on PCH are core well powered. All other PCIECLKRQx# are suspend well powered.




The CLKREQ# function can be disabled via intel management engine FW .Please refer to INTEL ME FW Bring up guide for configuring/disabling CLKREQ#

Lynx Point (LPC,SMBUS)



MICRO-STAR INT'L CO.,LTD.		
Title PCH-3 (LPC,SMBUS)		
Size	Document Number	Rev
Date	Sheet	of
Tuesday, July 29, 2014	34	70
MS-16J1		0A

Lynx Point (DMI,FDI)




GPIO Setting : Ref 486708_LPT_EDS Section.2.18

PLL ON DIE VR_ENABLE	
GPIO62	Internal pull high (Enable)
	Low: Disable

APWROK not supporting Intel AMT , it can be connected to PWROK
GPIO31 : If not used,require pull up +3VSUS
DSWVRMEN - On Die DSW VR Enable HIGH : Enable internal 1.05V regulator LOW : Disable
DPWROK Without deep s4/s5 support tied together with RSMRST#


Lynx Point (PCI,DDI)



Lynx Point (GPIO,MISC)

GPIO Setting : Ref 486708_LPT_EDS Section2.24

PLL ON DIE VR_ENABLE	
GPIO28	Internal pull high (Enable)
	Low: Disable



Lynx Point (PCIE,USB)


Table 5-1. PCI Express* Ports 1 thru 4 - Supported Configurations

Port 1	Port 2	Port 3	Port 4
x4			
x2		x2	
x2		x1	x1
x1	x1	x1	x1

Table 5-2. PCI Express* Ports 5 thru 8 - Supported Configurations

Port 5	Port 6	Port 7	Port 8
x4			
x2		x2	
x2		x1	x1
x1	x1	x1	x1




Intel Lynx Point ECHI USB(2.0) debug transport 需接Port1 or Port9



USB			
USB 2.0	USB 3.0	Device	Note
0	1	USB 3.0 Port 1	16J11
1	2	USB 3.0 Port 2	16J11
2			
3			
4			
5			
6			
7		EPF021	3色KBC
8		USB 2.0	16J12
9	6	USB 3.0 Port 6	16J11 CHARGER
10		WLAN	
11		WebCam	
12		CARDREADER	16J12
13			

HM86 没USB3.0 PORT 5,6

Lynx Point (Power)






msi



MICRO-STAR INT'L CO.,LTD.

Title			PCH-8 (Power)		
Size	Document Number				Rev
	MS-16J1				0A
Date:	Tuesday, July 29, 2014				Sheet 39 of 70

Lynx Point (Power)




Lynx Point (GND)








MICRO-STAR INT'L CO.,LTD.

Title			PCH-10 (GND)	
Size	Document Number		MS-16J1	
Date:	Tuesday, July 29, 2014	Sheet	41	of 70
Rev	0A			


LED 8051 Controller



EPF021J Sink current not enough, only using BSS138 (0.22A)



LED Keyboard CONN



SW Debug (LPC)

直立式

CON6

1
2
3
4
5
6
7
8
9
10
11
12
13
14

LPC_FRAME#
LAD3
LAD2
LAD1
LAD0
INT_SEIRG0
LRPC_RST#
+5VRLN
+3VRLN
FWH_ID0

(33k) C792 X 33k
(10k) R472 X 10k

GND

BH1X14HS-12SPITCH_WHITE-FRH
N32-1140060-H06

ROM

AVL : M31-2551232-9A0

3V3VW

R407
2.2K R1%0402

WVW EC ROM

U28

EC CS#
EC RD#

SPI HOLD#
EC SPICLK
EC W#

3V3VW

GND

C681
C0.1u50X70402

R403
10K R0402

EC SPI CLK
EC9

22R0402

EC SPI CLK

EC53

C22p50N0402

GND

M31-2551222-M24

M31-2551222-M24

ALLSYSPG

The diagram shows three input signals on the left, each connected to a comparator (JNC13, JNC12, JNC11). The outputs of these comparators are connected to a common node through 10K resistors (R216). This node is then connected to the +3VRUN pin of the EC_ALLSYSPG (47B) component.

- Signal (58) +1_5VRUN_PWRGD is connected to JNC13.
- Signal (58) +1_05VRUN_PWRGD is connected to JNC12.
- Signal (57) +1_35VDIMM_PWRGD is connected to JNC11.

The outputs of JNC13, JNC12, and JNC11 are connected to a common node through 10K resistors (R216). This node is then connected to the +3VRUN pin of the EC_ALLSYSPG (47B) component.

KBRST# H_A20GATE

R215 X100K0402

R264 10KR0402

GND


Diagram of the FC28B71P1C1W1R8-1 connector showing pin assignments for a 28-pin D-sub connector. The connector is shown in a perspective view with pins numbered 1 to 28. The pinout is as follows:

Pin	Signal
1	KBOUT17
2	KBOUT18
3	KBIN0
4	KBIN1
5	KBIN2
6	KBIN3
7	KBIN4
8	KBIN5
9	KBIN6
10	KBIN7
11	KBOUT18
12	KBOUT14
13	KBOUT15
14	KBOUT12
15	KBOUT11
16	KBOUT10
17	KBOUT9
18	KBOUT8
19	KBOUT7
20	KBOUT6
21	KBOUT5
22	KBOUT4
23	KBOUT3
24	KBOUT2
25	KBOUT1
26	KBOUT0


The connector is labeled "FC28B71P1C1W1R8-1" and "CON5". A ground symbol is shown at the bottom right.

USB 3.0/ USB.3.1


BOM DEFAULT 1042 (USB3.0) CHECK FUNCTION
VDD= 1.05V



ASM1042 stuff




ASM1142 含內轉1.05V時不上件



HW strap

PE_PWRDET fuction




Internal PU




```
CSEL1(RX):CSEL0(TX)  Clock select
11:External 20MHz Crystal
01:48MHz Clock Input
X0:Reserve for Test Mode
```


SPI ROM For FW (stuff first)





FOLLOW CRB



USB 3.1 Port 1




USB3.0 CNT-1





I36-5478102-G07

USB 3.1 Port 2





USB3.0 CNT-2



I36-5478102-G07

USB3.0 CNT-3



i-Charger




N53-09M0021-H06

msi MICRO-STAR INT'L CO.,LTD.			
Title	USB 3.0 /iCharger		
Size	Document Number	Rev	
	MS-16J1	0A	
Date:	Tuesday, July 29, 2014	Sheet	46 of 70


LANE1




LANE2





LANE3







16J1






1791



HDMI Level Shifter




Audio CODEC/Audio AMP




```
ALC892 Codec Spec max=1.2Vrms
After SBC the codec output Vpp is 1.38V , 0.488Vrms

U35(APA2051) Pin23: gain set
5.1V*39K/(18K+39K)=3.489V
10dB = 3.48V(R469:18K, R466:39K)
 $\text{dBm} = 20 \log(V_o / V_i)$ 
 $\text{imp}(\text{spec}) = 2W / 40\Omega$ 
10dB = 20LOG 3.16,  $V_{out} = 0.488V_{rms} * 3.16 = 1.54V_{rms}$ 

 $P_o = (1.54^2 / 4) = 0.59W$ 
```







Internal Speaker Conn



APA2031輸出與2051相位相反


	CODEC	喇叭
L	-	-
L	+	+
R	+	+
R	-	-
L2	-	+
L2	+	-
R2	+	-
R2	-	+



For APA2031		
Av	GAIN0	GAIN1
6dB	0	0
10dB	0	1
15.6dB	1	0
21.6dB	1	1
4.3dB	X	X


Audio CONN /Woffter

FRONT OUT




SPDIF Power

VGS_ON : -1V~-2V



MIC IN




ALC892 SPC MAX 為 1.2Vrms
gain= -2*(R370/R371)= -2*(40K/20K) = -4

Vout= 0.58Vrms *4 = 2.32Vrms , Po=(2.32*2.32)/3.8=1.42W

Woofer SPEC
YG 3.8ohm / normal 3W,Max 3.5W
FG 4ohm/ normal 3W,Max 3.5W


Bass Speaker




F(Low-pass) = 1/ 2π RC=1/(2π *4.7n*39K)=846.56 Hz

msi MICRO-STAR INT'L CO.,LTD.	
Title	Audio / Woffter
Size	Document Number
Date	MS-16J1
Rev	0A
Sheet	50 of 70


GIGA LAN(BigFoot BFN2205B)



RST# spacing 20mils




For LAN lost issue




B06-E22050C-Q24


MAC 燒 CHIP 內
，有次數限制




Colse pin1




Colse pin18






VDDIO_REG



Colse pin4




GST5009-VLF
L05-0200150-B09




This Branch Starting
beatween 10uF and 1uF

VDD33/AVDD33




RBIAS spacing 25mils



N55-08F0731-AF2

EMI



CPU FAN

30mil

+5VRUN

GND

C567

C1u25X0402

U21

FSM#

VIN

VOUT

VSET

GND

GND

GND

GND

GND

8

7

6

5

4

3

2

1

VCCFAN1

R335

20KR1%

R332

10KR0402

C574

C1u25X0603


C561

C1u25X0603

(44) FAN1_PWM0

APL5606KI-TRL_SOP8

I22-0560602-A30



30mil

+5V

GND

C200 C1u25X0402

U4

FSM# 1

VIN 2

VOUT 3

VSET 4

8

7

6

5

GND

GND

GND

GND

GND

GND

(44) FAN1_PWM1

R70 20K 1% 0402

R71 10K 0402

C217 C1u25X0603

C182 C1u25X0603


GND

GND


GND

APL5606K1-TRI_SOP8


I22-0560602-A30



SATA13PF_BLACK-P-HF



11




-

0B ADD SPONGE CHECK


Title				
ODD/HDD/FAN				
Size	Document Number			Rev
A3	MS-16J1			0A
Date:	Tuesday, July 29, 2014	Sheet	52	of 70

SSD


SATA SIGNAL




SATA SIGNAL



SSD/MUX



PCIEx4 /mSATA Co-lay SSD SIGNAL



PCIEx4 /SATA SSD3

中間 H=3.2mm

TRUTH TABLE USB 3.0 SuperSpeed USB

SEL	USB 3.0 Port Selection		
	SSA0/1	SSB0/1	SSC0/1
0	To/From SSB0/1	To/From SSA0/1	Off
1	To/From SSC0/1	Off	To/From SSA0/1

msi MICRO-STAR INT'L CO.,LTD.

SSD/MUX


Size Document Number
MS-16J1

Date: Tuesday, July 29, 2014 Sheet 83 of 70

WLAN

WLAN/LED

E KEY



Pin 1	GND	Pin 2	3.3V
Pin 3	USB_D+	Pin 4	3.3V
Pin 5	USB_D-	Pin 6	LED1#
Pin 7	GND	Pin 8	Module Key
Pin 9	Module Key	Pin 10	Module Key
Pin 11	Module Key	Pin 12	Module Key
Pin 13	Module Key	Pin 14	Module Key
Pin 15	Module Key	Pin 16	Module Key
Pin 17	N/C	Pin 18	GND
Pin 19	N/C	Pin 20	N/C
Pin 21	N/C	Pin 22	N/C
Pin 23	Module Key	Pin 24	Module Key
Pin 25	Module Key	Pin 26	Module Key
Pin 27	Module Key	Pin 28	Module Key
Pin 29	Module Key	Pin 30	Module Key
Pin 31	Module Key	Pin 32	N/C
Pin 33	GND	Pin 34	N/C
Pin 35	PERP0	Pin 36	N/C
Pin 37	PERN0	Pin 38	Clink Reset (I 3.3V)
Pin 39	GND	Pin 40	N/C
Pin 41	PETP0	Pin 42	N/C
Pin 43	PETN0	Pin 44	N/C
Pin 45	GND	Pin 46	N/C
Pin 47	REFCLKP0	Pin 48	N/C
Pin 49	REFCLKN0	Pin 50	N/C (SUSCLK (32kHz) for DSx)
Pin 51	GND	Pin 52	PERST0#
Pin 53	CLKREQ0#	Pin 54	BT EN (W_DISABLE2#)
Pin 55	PEWAKE0#	Pin 56	WLAN_ENTW_DISABLE2#
Pin 57	N/C	Pin 58	N/C
Pin 59	N/C	Pin 60	N/C
Pin 61	N/C	Pin 62	N/C
Pin 63	N/C	Pin 64	N/C
Pin 65	N/C	Pin 66	N/C
Pin 67	N/C	Pin 68	N/C
Pin 69	N/C	Pin 70	N/C
Pin 71	N/C	Pin 72	N/C
Pin 73	N/C	Pin 74	3.3V
Pin 75	GND	Pin 76	3.3V

16J1

LED FRONT

BLUE (HDD)


BLUE (WLAN)

ORANGE (BATLOW)

BLUE (CHARGE)

LEFT

BLUE (CAP)




msi MICRO-STAR INT'L CO.,LTD.


File	WLAN /LED	Rev	0A
Size	Document Number		
	MS-16J1		
Date	Tuesday, July 29, 2014	Sheet	54 of 70

Battery Select/Charger

Battery Select






Battery Charger



System Power




**OCP 13A
MAX 10A**

+3VSUS




**OCP 12A
MAX 9A**

+5VSUS





msi MICRO-STAR INT'L CO.,LTD.	
Title	
System Power	
Size	Document Number
MS-16J1	Rev 0A
Date:	Tuesday, July 29, 2014
Sheet	56 of 70

+1.35VDIMM & +0.675VRUN




Discharge




+1.05VRUN

+1_05VRUN / +1_5VRUN




+1.5VRUN



msi MICRO-STAR INT'L CO.,LTD.			
Title +1_05VRUN / +1_5VRUN			
Size	Document Number		Rev
	MS-16J1		0A
Date:	Tuesday, July 29, 2014	Sheet	58 of 70

DGPU POWER FBVDDQ

FBVDDQ



DGPU POWER / UP1642PQAG

EDP-Peak 130A

EDP-MAX 75A



EDP-Con 65A

DGPU POWER NVVDD


CONFIG A


VBoot:0.875V



Vmin:0.6V / Vmax:1.2V





CPU Power (+VCC_CORE)

		MICRO-STAR INT'L CO.,LTD.	
Title			
CPU Power (ISL95812HRZ)			
Size	Document Number		Rev
	MS-16J1		0A
Date:	Tuesday, July 29, 2014	Sheet	61 of 70














40 OHM DDR3L CMD/ DDR3L CTRL






45 OHM GDDR5 CMD/DQ/DBI/EDC







50 OHM / DDR3L DQ





80 OHM / PEG /GDDR5 (CK/WCK)






90 OHM / Platform CLK





100 OHM / LAN /HDMI (After DP139)







85 OHM /SATA /PCH PCIE/ EDP /USB /DMI /HDMI /DP



88 OHM / DDR3L (DQS/CLK)




msi MICRO-STAR INT'L CO.,LTD.		
Title EMI/ Impedence		
Size	Document Number	Rev
	MS-16J1	0A
Date:	Tuesday, July 29, 2014	Sheet 62 of 70




Power down Sequence

S0 -> G3




	MIN	MAX	Units	Description
Ta	30		us	SLP_S4# assertion to SLP_S5# assertion.
Tb	30		us	SLP_S3# assertion to SLP_S4# assertion.
Tc	40		ns	APWROK de-assertion to VCCASW/VCCSPI rails falling.
Tf		500	ms	SLP_S3# assertion to VCCIN(CPU) rail completely off.
Ti	40		ns	PWROK de-assertion to VCCCore (PCH) rail falling (-5% of nominal value).
Tj	5		us	SLP_S3# assertion to VCCCore (PCH) rails falling (-5% of nominal value).
Tk	-100		ns	DRAMPWROK de-assertion to SLP_S4# assertion
Tn	30		us	PLTRST# assertion to CPUPWRGOOD de-assertion.
Tp	500		us	Last SLP_Sx# or SLP_A# assertion to RSMRST# assertion
Tr	10		us	CPUPWRGOOD de-assertion to PCH clock outputs turning off.
Ts	1		us	PCH Clock outputs turning OFF to SLP_S3# assertion.
Tu	40		ns	RSMRST# assertion to VCCSUS rails falling (-5% of nominal value).
Tw	0		ms	SLP_S3# assertion to PWROK de-assertion.

S0 -> S3




Power on Sequence

G3 -> S0




S3-> S0



History



		MICRO-STAR INT'L CO.,LTD.	
Title			
History			
Size	Document Number		Rev
	MS-16J1		0A
Date:	Tuesday, July 29, 2014	Sheet 68 of 69	